Most existing buffering algorithms neglect the impact of inductance on circuit performance, which causes large error in circuit analysis and optimization. Even for the approaches considering inductance effects, their delay models are too simplistic to catch the actual performance. As delay-length dependence is approaching linear with inductance effect [1], fewer buffers are needed to reduce RLC delay. This motivates this work to propose a new algorithm for RLC buffer insertion.
INTRODUCTION
With higher operating frequencies, increasing concerns in the effect of on-chip inductance have been raised [3] . Compared to an accurate RLC model, RC model can create 60% timing error in the current copper interconnect technolo-gies [4] . On the other hand, as inductance effects aggravate, the quadratic delay-length dependence in RC model is approaching linear [1] , which may result in significant buffer savings. Thus, the inductance has a significant impact on timing analysis and optimization for interconnect.
In this paper, we propose a new RLC buffering algorithm based on an accurate RLC model. The new algorithm uses dynamic programming framework to provide near-optimal performance, in contrast to [2] which has the trial-and-error flavor as a greedy algorithm. Main features of the new algorithm are summarized as follows.
• Based on downstream impedance, a new buffering formulation is proposed to handle RLC interconnect. This improves the widely-used downstream capacitance or moment based formulations [5] .
• Based on new properties of the RLC model, an effective pruning technique is proposed to speed up the algorithm. The properties include the fact that the delay of a buffer decreases with the real part of its downstream impedance, and increases with the imaginary part.
• Constraint on slew rate is handled. Incorporating slew constraint provides further speedup and makes our work ready for practical use.
The rest of the paper is organized as follows: Section 2 describes the delay model. Section 3 describes the proposed RLC buffering algorithm. Section 4 presents the experimental results with analysis. A summary of work is given in Section 5.
DELAY MODEL
Since the prevailing delay model is too simplistic to catch the actual performance considering inductance effect, 60% timing error is often observed [4] . Thus, more accurate delay models are necessary for accurate timing analysis and buffer insertion. Such a model will be introduced in this section.
Realistic Range of Inductance
We set up a realistic environment to extract the parasitics based on the model of [6] . FastCap and FastHenry are used to extract capacitance and inductance. For MOSIS 130nm technology [7] , the following parameters are obtained. From metal layer one to six, unit resistance varies from 350Ω/mm to 10Ω/mm, unit capacitance from 380f F/mm to 180f F/mm and unit inductance from 0.6nH/mm to 1.3nH/mm. It is worth mentioning that [2] handles RLC buffering based on the model in [1] . Although the theory in [1] is solid, the unit impedance value in [1] is large. For example, the range of unit inductance there is 10nH/mm to 1000nH/mm which can be computed using Table 1 in [1] . Our work uses more realistic unit inductance value.
Interconnect Model
A transmission line model with a driver and a load is shown in Figure 1 , which is also used in [8] . There, the driver is connected to an input voltage source, l denotes the interconnect length, and R, L, C denote unit resistance, inductance and capacitance, respectively. The driver is modeled as a resistor Rd and the load is modeled as a capacitor Cl.
In this paper, an accurate RLC interconnect model from [9] is employed. The transfer function from the input to the output of a transmission line is
where θ = l (R + sL)/sC and Zc = (R + sL)/sC. It is demonstrated in [8] that the timing analysis based on this model is on average only 3% off SPICE simulation results. For a general RLC tree shown in Figure 2 , the transfer function from N0 to an internal node Ni is the product of the transfer functions of all branches along the path from N0 to Ni [8] :
where ZL,0 is the input impedance seen from N0 and k is the index of branches in the path from N0 to Ni. For a transmission line of length l with load ZL, the input impedance is:
where ZC and θ is defined in Eqn. (1).
Signal and Buffer Modeling
Both input signal and output signal are modeled as a DC component and two harmonics. The input signal is given by
where A, ω, φ are the magnitudes, angular frequencies, and phases of sinusoidal signals, respectively. A ramp signal is adopted to illustrate the effectiveness of the above model. As is well known, a ramp signal with a transition time τ is given by
Since only the whole transient state and part of steady state of signals contribute to non-zero frequency components of following stages, we can chop the signal to keep the first 3-10τ duration of signal, which contains dominant components of signal in frequency domain. Least square method is applied to approximate the chopped input signal:
where N is the number of sampling points and the unknown vector is (A1, ω1, φ1, A2, ω2, φ2). To simplify the successive tasks, we set the angular frequency of the second harmonic to be 3 times that of the first harmonic, namely, ω2 = 3ω1.
Our later experiments also verify that such approximation is enough for the ramp input.
The above model can be used to model both input and output of a non-linear driver model. For a slew input, least square method is applied to find basic and third-order frequency. For each buffer type, since the output signal depends on both the input signal waveform and downstream capacitance, we perform SPICE simulation to cover all parameter ranges and for each output signal, least square method is applied to find the basic and third-order harmonics. A two dimensional look-up table is constructed for each buffer type accordingly, where basic frequency of output signal is searched through basic frequency of input signal and downstream capacitance. With such an approach, we can approximate all signals with a bunch of frequency bins.
Impedance Delay
Computation of output delay is adopted from [8] . The procedure is omitted here due to space limit. In this papar, a new term impedance delay is introduced to characterize the delay due to impedance. Experiments are performed to test the accuracy of the method. The transition time τ of the input signal is set to 50ps and the duration of chopped signal is set to 5τ . Refer to Table 1 and Figure 3 for the results. A wide range of circuit parameters are applied and the maximum timing error is only 6.1%. 
RLC BUFFERING ALGORITHM

Preliminaries
The basic buffering problem includes a routing tree T = (V, E), where V = {s0} ∪ Vs ∪ Vn, and E ⊆ V × V . Vertex s0 is the source vertex, Vs is the set of sink vertices and Vn is the set of internal vertices. Each sink vertex s ∈ Vs is associated with sink capacitance Cs, and each edge e ∈ E is associated with lumped resistance Re and capacitance Ce. A buffer library B contains different types of buffers. Each type of buffer b has a cost Wb, which can be measured by area or any other metric, depending on the optimization objective. Without loss of generality, we assume that the driver at source s0 is also a buffer. A function f : Vn → 2 B specifies the types of buffers allowed at each internal vertex. A buffer assignment γ is a mapping γ : Vn → B ∪ {∧} where ∧ denotes that no buffer is inserted. The cost of a solution γ is W (γ) = b∈γ Wb. With the above notations, our RLC buffering problem can be formulated as follows. RLC Minimum Cost Buffer Insertion with Slew Constraint Problem: Given a routing tree T = (V, E), possible buffer positions defined by f , and a buffer library B, find a buffer assignment γ such that the total cost W (γ) is minimized, the RLC require arrival time at the driver is no less than a given constant α and the input slew at each buffer is no greater than a given constant β.
New Pruning Condition
The new RLC algorithm works under the dynamic programming framework but using the impedance delay model. In order to handle impedance, solution characterization and pruning conditions need to be modified. These are described as follows.
Handling Impedance
Unlike capacitance, impedance depends on frequency. Since an input signal is expressed using basic and third frequency information, our buffering algorithm needs to consider both frequencies. Speedup techniques are necessary to obtain an efficient algorithm. The speedup is based on the following critical observations. Observation 1 When adding a buffer/wire to drive an RLC network, the delay of a buffer/wire decreases with the real part of its downstream impedance and increases with the imaginary part of its downstream impedance.
To validated this observation, we perform extensive SPICE simulations on single transmission lines and general trees to guarantee the accurate results. For a single transmission line, we model the downstream interconnect line as 200 segments of unit length and each segment is modeled using π model. First, we fix unit inductance to 1nH/mm and vary unit resistance and unit capacitance. Figure 4 shows the trend of the delay after adding a buffer due to different downstream impedances. The trend of the delay after adding a wire is similar. We then vary unit inductance from 0.6nH/mm to 1.3nH/mm, the trend remains. Cases with different downstream lengths and input frequencies are also investigated. For a general tree, the similar experiments are performed and the same trend is observed.
Observation 2 The impedance at third-order frequency has much less impact on delay than the impedance at basic frequency. This is straightforward as higher-order frequency shows less impact on the output delay. In our case, since the magnitude of the signal at third-order frequency is around 1/9 of that at the basic frequency, the impedance at third-order frequency has much less impact on the output delay.
Although the impedance at third-order frequency is useful for performing an accurate timing analysis on the circuit, it is much less useful for comparing solutions. As a consequence of Observation 2, timing comparison between two solutions remains the same even when the impedance at thirdorder frequency is dropped. As such, only impedance at basic frequency needs to be compared for domination check and impedance at third-order frequency is just used for delay evaluation. This allows a tremendous speedup over the consideration of impedances at both basic and third-order frequencies.
To handle impedance, the downstream impedance Z is introduced to replace C in van Ginneken's algorithm. Since Z is a complex number consisting of a real part and imaginary part, denoted by Zr, Zi, respectively. Denote by Z1r, Z1i the impedance at basic frequency and by Z3r, Z3i the impedance at third-order frequency.
Pruning Conditions
The new pruning condition goes as follows. For any two solutions γ1, γ2 at the same node, γ1
. Whenever a solution becomes dominated, it is pruned from the solution set without further propagation.
Algorithm
Our algorithm shares the same dynamic programming framework as van Ginneken's algorithm, but has critical underlying differences. The differences include handling impedance, frequency bin and slew constraint.
In the dynamic programming framework, a set of candidate solutions are propagated from the sinks toward the source along the given tree. Each solution γ is characterized by tuples. The first tuple is (Q(ω), Z1r(ω), Z1i(ω), W ), which is used in domination check/pruning as mentioned in Section 3.2.2. Note that ω is involved since delay and impedance depend on the frequency ω. As frequency bin is used in this paper, ω corresponds to the average frequency in a frequency bin. The second tuple is (Z3r(ω), Z3i(ω) ), which is used for accurately calculating delay but not pruning. The third tuple is (S(ω), C), which is only responsible for eliminating infeasible solutions. Refer to [10] for slew computation. Once again, although there are many tuples in the algorithm, only the first tuple is used for domination check and pruning dominated solutions. Thus, our algorithm is still efficient.
The procedure of the new buffering algorithm is as follows. At a sink node, Q is equal to the required arrival time at that sink,
, W = 0 and S(ω) = 0, where C is sink capacitance and ω represents a frequency bin.
Consider to propagate solutions from a node v to its parent node u through edge e = (u, v).
is not updated during wire insertion and updating is carried out when performing buffer insertion and branch merge.
In addition to keeping the unbuffered solution γu which is corresponding to a certain frequency ω, a buffer bi can be inserted at u to generate a buffered solution γu,buf which can be then computed as Q(γu,buf ) = Q(γu) − D(γdown) − Kb i , where D(γdown) is the total downstream impedance delay computed in Section 2.4 from the node u to its child node (which can be a sink or buffer). Note that Q(γu,buf ) may correspond to a frequency other than γu due to buffer insertion. Dγ down is computed using delay re-evaluation. This is necessary as our delay model is not additive. After buffer insertion,
Denote the left-branch solution set and the right-branch solution set by Γl(ω) and Γr(ω), respectively. Since the signal frequencies of left child branch and right child branch are always the same, only solutions at the same frequency bin are merged. For each solution γl(ω) ∈ Γl(ω) and each solution γr(ω) ∈ Γr(ω), the corresponding merged solution γ (ω) can be obtained according to Q(γ (ω)) = min{Q(γl(ω)), Q(γr(ω))}. Each Z at its frequency can be merged by the rule of calculating parallel impedance,
C(γ ) = C(γl)+C(γr), W (γ ) = W (γl)+W (γr) and S(γ (ω)) = max{S(γl(ω)), S(γr(ω))}.
EXPERIMENTAL RESULTS
Experiments Setup
All algorithms are implemented in C++ and are tested on a Pentium IV computer with a 3.2GHz CPU and 1GB memory. Our test cases are extracted from an industrial ASIC chip, which consists of 1000 nets with more than 50000 nodes including sinks, branching nodes and buffer positions. Among them, 682 nets have ≤ 5 sinks and all the remaining nets have ≤ 20 sinks. The sink capacitances range from 2.5f F to 200f F . The unit resistance is 16.42Ω/mm, the unit capacitance is 194.2f F/mm and the unit inductance is 1.017nH/mm. The buffer library consists of 12 buffers, in which 7 are non-inverting and 5 are inverting . Buffer slew resistances range from 60Ω to 730Ω and input capacitances range from 2.1f F to 76.0f F . The range of input frequency bin is from 1GHz to 3GHz, we discretize the input signal into 5 frequency bins and the downstream capacitance into 10 capacitance bins. The time unit for this section is ps if not specified. SPICE simulation is based on RLC model in all the experiments below.
For convenience, all algorithms in comparison are listed below together with their abbreviations.
• VGL: van Ginneken/Lillis's min-cost timing buffering based on the Elmore delay.
• NEW: new RLC min-cost timing buffering algorithm based on impedance delay.
• NEW+S: new RLC min-cost timing buffering algorithm with slew constraint.
The Optimality of NEW Algorithm
Forty small testcases each having a dozen candidate buffer positions are used to verify the optimality of our algorithm. The testcases include 20 balanced trees and 20 unbalanced trees. For simplicity, only a single buffer type is used. Since all trees are very small, we can verify the optimality of our algorithm through exhaustive search based on SPICE. To this end, we enumerate all possible buffering solutions and compare the best solution there with the one by our algorithm. SPICE simulation is used for timing analysis. Compared to the best solution by exhaustive search, the new algorithm inserts the same number of buffers at the same positions in 16 balanced trees and 13 unbalanced trees, and adds/misplaces one or two buffers in the other trees. All of our timing analysis results are close to SPICE simulations. The results of eight example trees are summarized in Table 2 , where B1, B2, B3, B4 refer to balanced trees and UB1, UB2, UB3, UB4 refer to unbalanced trees. B1  126  2  114  1  114  1  B2  161  3  151  2  151  2  B3  113  4  95  3  95  3  B4  110  4  100  3  92  2  UB1  141  2  115  1  115  1  UB2  307  5  280  3  273  3  UB3  404  4  372  1  372  1  UB4  332  5  322  4  310  3 
